A novel co-design and evaluation methodology for ESD protection in RFIC

نویسندگان

  • Li Li
  • Hongxia Liu
  • Zhaonian Yang
  • Linlin Chen
چکیده

ESD design of RFIC is a great issue due to the lack of ESD device models and the interactions between ESD protection and core circuits of RFIC. In this paper, a novel co-design methodology incorporating devicelevel simulation of ESD device and RF circuit design is proposed. In this methodology, the ESD protection is incorporated into RFIC core circuit design by extracting S parameters and constructing table-lookup model of the ESD matching network. By comparing the RF performances with expected targets, the parameters of matching components and ESD device structures are rectified. In addition, the critical parameters of ESD protection are obtained by simulation. The RF-ESD design of a 5.25 GHz LNA is used to demonstrate the implementation of this novel approach. 2012 Elsevier Ltd. All rights reserved.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

On-Chip ESD Protection Design for GHz RF Integrated Circuits by Using Polysilicon Diodes in sub-quarter-micron CMOS Process

ESD protection in RF integrated circuits has several considerations: low parasitic capacitance, constant input capacitance, and insensitive to substrate coupling noise. In this paper, a new ESD protection design with polysilicon diodes for RF IC applications is proposed and characterized. The proposed polysilicon diode is constructed by polysilicon layer in a general CMOS process with a central...

متن کامل

A novel power-rail ESD clamp circuit design by using stacked polysilicon diodes to trigger ESD protection

polysilicon diodes to trigger ESD protection device is proposed to achieve excellent on-chip ESD protection. Design methodology of this novel ESD clamp circuit has been derived in detail. Some controlled factors in the novel ESD clamp circuit can be exactly calculated to design a suitable ESD clamp circuit for different power supply applications. By adding this efficient power-rail ESD clamp ci...

متن کامل

ESD-Induced Circuit Performance Degradation in RFICs

ESD structures have inevitable parasitic impacts on circuit performance. This paper reports results of an investigation into ESD-induced circuit performance degradation in RFICs including clock corruption, reduced slew rate, narrowed bandwidth, and noise generation. Performance degradation of ~80%, ~30% & ~5% were observed in clock, Op Amp and LNA circuits studied, which were recovered substant...

متن کامل

Electro-Static Discharge Protection Design for V-Band Low-Noise Amplifier Using Radio Frequency Junction Varactor

The RF junction varactors are employed as electro-static discharge (ESD) protection devices and co-designed with 60GHz low-noise amplifier (LNA) fabricated in a 65-nm CMOS technology. The junction varactor acts as an ESD diode to bypass ESD current during ESD zapping, and also utilized as a capacitor to be a part of input matching network of the LNA in normal RF operation. By transmission line ...

متن کامل

Co-Design Strategy With Low-C Consideration for On-Chip ESD Protection in RF ICs

Co-design strategy with low-capacitance (low-C) consideration for on-chip ESD protection in RF ICs is a solution to mitigate RF performance degradations caused by ESD protection device. A low-C design on ESD protection device was presented in this paper. An RF power amplifier (PA) codesigned with the low-C ESD protection device was also presented in this paper. Before ESD stress, RF performance...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Microelectronics Reliability

دوره 52  شماره 

صفحات  -

تاریخ انتشار 2012